undefined | unit 2 combinational digital circuits

Back to Study material

Unit - 2

Combinational Digital Circuits

Q1) What is a Multiplexer? Explain 2:1 Mux in detail.

A1)

It is a special type of combinational circuit.

It has n-data inputs, one output and m inputs select lines with 2m = n.

It selects one of the n data inputs and routes it to the output.

The selection of one of the inputs is done by the select lines.

Depending on the code applied at the inputs, one of the n data sources is selected and transmitted to the single output Y.

E is the enable input which is useful for cascading purpose.

It is an active low terminal hence performs the required operation when it is low.

Block diagram of multiplexer

Multiplexers come in multiple variations

2: 1 multiplexer

4: 1 multiplexer

16: 1 multiplexer

32: 1 multiplexer

Block Diagram of 2:1 MUX

2:1 Multiplexer Block Diagram

Truth Table of 2:1 MUX

Where x is don’t care.

Q2) Draw and explain Full adder.

A2)

It is developed to overcome the drawback of Half Adder circuit.

It can add two one-bit numbers A and B and a carry C.

It is a three input and two output combinational circuit.

Block diagram

Block Diagram of Full Adder

Full adder

Truth Table

Full Adder Truth Table

Circuit Diagram

Full Adder Circuit Diagram

Full adder

Q3) Draw and explain Full Subtractor.

A3)

It is a combinational circuit which has three inputs A, B, C and two output D and C'.

A is the 'minuend', B is 'subtrahend', C is the 'borrow' which is produced by the previous stage, difference output D and C' is the borrow output.

Truth Table

Full Substractor Truth Table

Circuit Diagram

Full Substractor Circuit Diagram

Full subtractor

Q4) Do BCD addition of 0101 with 0110.

A4)

Check your self.

Q5) Explain look ahead carry adder with circuit diagram.

A5)

In this, for each adder block, the two bits that are to be added are available instantly.

However, each of them waits for the carry to arrive from the previous one.

So, it is impossible to generate the sum and carry of any block until the input carry is known.

The block waits for the previous block to produce its carry. So, there will be a considerable time delay which is known as carry propagation delay.

Here, the sum is produced by the corresponding full adder as soon as the input signals are applied to it. The carry must propagate to all the stages so that output and carry settle their final steady-state value.

The propagation time is equal to the propagation delay of each adder block, multiplied by the number of adder blocks in the circuit.

It reduces the propagation delay by introducing more complex hardware.

The ripple carry design is suitably transformed in such a way that the carry logic over fixed groups of bits is reduced to two-level logic.

Look ahead Carry adder

Q6) Explain digital comparator with its applications.

A6)

It performs comparison operation with more than four bits by cascading two or more 4-bit comparators.

When two comparators are to be cascaded, the outputs of the lower-order comparator are connected to corresponding input of the higher-order comparator.

Digital comparator

Applications of Comparators –

They are used in central processing units (CPUs) and microcontrollers (MCUs).

They are used in control applications where the binary numbers represent physical variables such as temperature, position, etc. and are compared with a reference value.

They are also used as process controllers and Servo motor controllers.

They are used in password verification and biometric applications too.

Q7) Explain even parity generator with example.

A7) A 3-bit message is transmitted with an even parity bit. Hence assuming, the three inputs W, X and Y that are applied to the circuits and output bit is the parity bit P. The total number of 1s must be even, to generate the even parity bit P.

3- bit message			Even Parity
W	X	Y	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

The K-map simplification for 3-bit message even parity generator is

From the above K-Map, the expression is:

P=W′X′Y+W′XY′+WX′Y′+WXY

P=W′(X′Y+XY′) +W(X′Y′+XY)

P=W′(X⊕Y) +W(X⊕Y) ′=W⊕X⊕Y

Q8) Explain even parity checker with example.

A8) Assume a 3-bit binary input, W, X and Y is transmitted along with an even parity bit, P. So, the resultant data contains 4 bits, that is received as the input of even parity checker.

It generates an even parity bit, E. This bit is zero, if the received data contains an even number of ones, which indicates that there is no error in the received data and vice versa.

The Truth table of an even parity checker is: